Update of /cvsroot/hpcmips/sys/arch/mips/include In directory mogu:/tmp/cvs-serv4870/mips/include Modified Files: cpuregs.h Log Message: Fix L1 cache size macro considering configure register CS bit.